This paper applies the time-domain testing technique and compares the effectiveness of transient voltage and dynamic power supply current measurements in detecting faults in CMOS mixed-signal circuits. The voltage and supply current (iDDT) measurements are analyzed by three methods to detect the presence of a fault, and to establish which measurement achieves higher confidence in the detection. Catastrophic, soft and stuck-at single fault conditions were introduced to the circuit-under-test (CUT). The time-domain technique tests a mixed-signal CUT in a unified fashion, thereby eliminating the need to partition the CUT into separate analogue and digital modules.
INTRODUCTION
Testing is one of the major bottle-necks in the production of integrated circuits (ICs) . As the electronic circuits and systems realised on ICs grow in complexity and density due to improved VLSI (Very Large Scale Integration) fabrication processes, the task of testing also becomes more complex leading to an increase in the time, and hence cost of production.
For digital ICs, including complex VLSI ones, the task of testing is now manageable. This has been achieved by the use of simple fault-models, devising efficient test pattern generation algorithms to detect the faults synthesized by the fault-models [1] [2] [3] , and the introduction of design-for-testability (DFT) techniques during the early stages of an IC design to enhance its testability [4, 5] . Software M.A. AL-QUTAYRI and P. R. SHEPHERD levels in a digital circuits. This makes the design and test of an analogue circuit more knowledge intensive than its digital counterpart. Furthermore, the requirement to handle the complex, and many times conflicting, parameters of an analogue circuit results in the lack of efficient simulation and test tools similar to those for digital circuits. A concerted effort has been put, especially during the past two decades, to devise testing algorithms for discrete analogue circuits and systems [6] . The algorithms, however, cannot be readily extended to testing analogue ICs due to the need for access to a high number of nodes, and the limitation on the number of components they can deal with [7] . A testing strategy for mixed-signal circuits called "time-domain testing" was proposed [7, 9] . The [10] .
In this paper we present the results of applying the time-domain technique to testing a CMOS mixed-signal circuit. Both the voltage at the output nodes of the circuit and variation in the dynamic power supply current (iDDT) are measured and processed to evaluate their effect on fault-coverage.
OVERVIEW OF TIME-DOMAIN TECHNIQUE
The time-domain testing technique is based on the excitation of the CUT with a sequence of pulses, and subsequent measurement of the transient response at the output node/s [7, [9] [10] . Both The type of test sequence to be applied to a CUT is a pseudo random binary sequence (PRBS). The PRBS is chosen because it can be readily generated by a digital tester, such sequences have well defined properties [13] , can be used to extract the impulse response of linear analogue CUT and the pulse width can be tailored to force large Fourier components to fall within the sensitive region of the circuit response [7, 14] . If the CUT is a mixed-signal network, the response generated by applying a PRBS test signal can be used as a signature to characterize the network under-test.
ANALYSIS METHODS
Three methods are proposed to analyze the transient response data extracted at the external nodes of a CUT as a result of exciting it with a PRBS signal.
The objectives are to establish which type of measurement (i.e. voltage or current) is best at detecting a particular fault, which method of analysis achieves the highest fault-coverage and which one is most efficient in terms of computation. The methods of analysis are: (1) , if it falls below the lower-bound (VthL or IthL) it is considered a logic low (-1), and otherwise the logic is considered unresolved and denoted by 0. The digi-
CMOS MIXED-SIGNAL CIRCUIT EXAMPLE
To demonstrate the effectiveness of the time-domain approach and the analysis methods in testing mixedsignal ICs the simple circuit shown in Figure 1 was simulated and tested. The circuit consists of four modules: a low-pass filter (LPF) with a 3-dB bandwidth of 2-KHz, a sample and hold (SH) circuit, a 2-bits analogue-to-digital converter (ADC), and a full-adder digital logic network. The schematics of the operational amplifier, comparator and analogue switch are illustrated in Figure 2 [15] , Figure 3 [16] and Figure 4 respectively. The logic gates are all standard cells.
The CMOS mixed-signal circuit in Figure 1 Figure   5 .
A total of 140 single fault conditions were simulated. Of these faults 115 were catastrophic faults in the MOS transistors of the various modules, 5 soft faults in the resistive and capacitive components of the LPF, SH and ADC, and 20 stuck-at (s-a-1 and s-a-0) faults at the terminals of the digital logic gates.
The fault model adopted for catastrophic faults in MOS transistors is depicted in Figure 6 . The model is based on the studies of integrated circuits yield [17] [18] , and the work on the likely catastrophic faults in MOS transistors reported in [19] [20] . The faults synthesized by the model in Figure 6 and the status of the associated switches are summarized in Table I .
All the results obtained are based on simulating the mixed-signal circuit under fault-free and faulty conditions using HSPICE [21] , the analogue circuit simulator. The methods of data analysis, described in the previous sections, were all implemented using the mathematical software package MATLAB [22] . In all cases, if the response of the CUT falls outside the bounds of the toleranced response the circuit is considered faulty, hence a fault is detectable.
Analysis of Vs, Vc and iDDT transient response data based on samples values, depicted in Figure 7 , shows that the three measurements achieve 100% fault-coverage each. To determine which one of the measurements is best at detecting a particular fault the normalised CVs of Vs, Vc and iDD: were calculated and plotted in Figure 8 . The normalised CVs indicate that Vs, Vc and iDD: are best at detecting 72, 32 and 36 faults respectively. Figure 9 illustrates the results of applying the rate of change analysis method to Vs, Vc and iDDW. It shows that the fault-coverage achieved by each one of the three measurements is 100%. The application of the digitization method of analysis to Vs, Vc and iDD:, with 10 tests specified, resuited in a fault-coverage of 74.29%, 72.86% and 100% respectively. The plots of the test best suited to detect particular faults and the corresponding highest number of detection instances for Vs, Vc and iDDT are illustrated in Figure 10 , Figure 11 and Figure 12 respectively.
CONCLUSIONS
The simulation results of the mixed-signal circuit example above demonstrate that the time-domain testing is capable of testing such circuits in a unified fashion, and hence eliminating the need for partitioning. The results presented above are all from the analysis of the extracted simulation data. Implementing the testing technique and methods of analysis in a practical system may lead to a reduction in the detection rates due to the resolution of the measurement system. The resolution of such a system would be particularly important for the data rate method of analysis due to its high sensitivity compared with the other methods. Implementation on a practical system, however, is not expected to result in a substantial reduction in the detection rates discussed above.
The effect of the PRBS length and bit rate on the detection rate was investigated in [7] . It was concluded that in general a longer PRBS would result in a higher rate of detection because the sequence will be closer to white noise and hence exercise the CUT in more states. However, the methods of analysis still lead to the same conclusions presented above. 
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In its present form, the time-domain testing approach is unlikely to lead to a complete unified test solution for complex mixed-signal circuits due, for example, to a reduction in the PRBS signal resolution and change in its characteristics. However, the technique is expected to be of substantial benefit when used in conjunction with the mixed-signal test bus [23] or other analogue built-in self test techniques [24] . Authors 
